This paper introduces a new gate sizing approach with accurate delay evaluation. The approach solves gate sizing problems by iterating local sizing results from linear programming within small variable ranges of gate sizes.
Introduction
Gate sizing is a timing optimization process in high performance VLSI circuit design. In this design process, the size of each gate in a combinational circuit is properly tuned so that circuit area and/or overall power dissipation are minimized under specified timing constraints.
Gate sizing or the similar problem, transistor sizing, is an active research topic in recent years. Many approaches have been proposed [MI. Among them, a frequently used mathematical optimization technique for gate sizing is linear programming. Although the approaches may differ in subsidiary aspects, the way to formulate a gate sizing problem into linear program is similar, which is first proposed by Berkelaar and Jess in [ 11. In the following text, we call such kind of gate sizing approaches as conventional approaches.
In the conventional approaches [l-51, gate delay is evaluated by a simple gate level delay model and approximated by a piecewise linear function under the assumption that it is a convex function with respect to its gate size and output capacitance. However, since real gate delay is not strictly convex, there are inevitable errors in delay evaluation in the conventional approaches. These errors will become larger when the variable ranges of gate sizes are larger.
They can not be effectively reduced even if we use more detailed delay models or increase the number of piecewise linear regions because of the nonconvex nature of delay functions.
This paper proposes a new gate sizing approach with accurate delay evaluation. Our approach solves gate sizing problems by iterating local sizing steps. In each local sizing step, linear programming is used to solve problems locally within small variable ranges of gate sizes where gate delays can be approximated by linear functions. Iteration goes on by changing and decreasing the variable ranges of gate sizes according to the result from a previous step. Solution can be obtained after several steps of iteration when the results from local sizing steps can no longer be improved and the variable ranges of gate sizes are small enough.
Unlike conventional approaches, our approach can use any delay models. Moreover, the influence of input signal slope on delay is taken into account in the process of iteration, Rising and falling delays are evaluated separately. Although gate delays are approximated by linear functions in each local sizing step, delay evaluation is accurate enough because the nonlinearity of gate delays are small within small variable ranges of gate sizes.
Since the timing information of a circuit does not change drastically within small variable ranges of gate sizes, we can pick out gates actually involved in each local sizing step by evaluating the timing requirement for each gate beforehand. In this way, the number of variables in the corresponding linear programs are substantially reduced so that our approach becomes more efficient.
We have tested our algorithm on sample circuits in-cluding ISCAS85 benchmarks. Experiments show that our approach can provide results with smaller circuit area than conventional approaches under the same circuit delay or provide results under tight delay constraints where conventional approaches can not reach. Moreover, our approach is faster than the conventional approaches for most gate sizing problems, especially under loose delay constraints.
The rest of the paper is organized as follow. In Section 2 we will discuss the issue of delay evaluation in conventional gate sizing approaches. In Section 3 we will describe the proposed approach in detail. Section 4 will present experimental results and Section 5 will give conclusion and future work. .(3) . The reason of this kind of error can be explained by a conceptual example in Fig. 1 . Because of the nonconvexity of function f(x), the maximal value of all linearizing functions in some region may not be the one which approximates the original function for this region.
Delay evaluation in conventional approaches
Moreover, the simple delay model of &.(l) is not accurate enough. In practice, gate delay is also influenced by its input signal slope. Rising and falling delays may be quite different for some gates in a circuit. It's claimed that the conventional approaches can also use more accurate delay models as long as they are convex. However, since real gate delay is not strictly convex, accurate delay models will introduce more nonconvex factors into delay functions so that the delay evaluation may conversely deteriorate. Improving the precision of delay model will not necessarily improve the precision of delay evaluation in the conventional approaches.
As a result, the conventional approaches 11-51 are usually applied to gate sizing problems under loose delay constraints where the precision of delay evaluation is not so important and with small variable ranges of gate sizes where errors in delay evaluation resulting from nonconvexity is not large.
Proposed gate sizing approach
Delay evaluation in gate sizing process is important because the size of a gate is determined by the timing requirement on this gate. In this paper, we propose a new gate sizing approach based on iteration of local sizing steps. In each local sizing step, a gate sizing problem is formulated into a linear program within small variable ranges of gate sizes. Iteration goes on by modifying and decreasing the variable ranges of gate sizes. Results from a previous local sizing step are used to determine the variable ranges of gate sizes for the next step. After several steps of iteration when results can no longer be improved and the variable ranges of gate sizes become small enough, solution is obtained.
Moreover, a speed-up technique is used in our approach to reduce CPU time. The speed-up technique picks out gates which may be sized in each local sizing step and formulates these gate size variables only into linear programs so that the size of linear programs can be substantially reduced.
Formuiation for local sizing step
In our approach, the linear program for each local sizing step is formulated as Third, rising(r) and falling(f) delay of gates are separately formulated so that delay evaluation is more accurate. In each local sizing step, input signal slopes of gates do not change very much due to the small variable range of each gate. Therefore, we can reasonably estimate typical input signal slopes for all gates at the beginning of each local sizing step. Since we update the estimates at every iteration, the influence of input signal slope on delay is considered in the iterative gate sizing process.
As a result, delay evaluation in our approach can be quite accurate as long as the variable ranges of gate sizes in local sizing steps are small enough and the delay model itself is accurate enough.
Iterative searching strategy
Based on E4.(5), our approach performs an iterative searching process to find out the solution within whole feasible ranges of gate sizes. Fig.2 shows the algorithm of our approach. Here, F is the feasible solution space composed of all feasible ranges of gate sizes and V is the solution space composed of all variable ranges of gate sizes in one iterative step.
In the algorithm, the input signal slopes of gates Ti, and the longest path delay in the circuit T c i r c u i t are calculated at the beginning of each local sizing step by timing analysis. After each local sizing step ("LPSolve"), function "Varspace" modifies X l O w e , and X u p p e p in Eq.(5) for every gate and use them in the next iterative step. The process ends when there is no obvious improvement within a certain number of iterative steps or the number of iterative steps is larger than a specified limit. During iteration, the best result is recorded and used as the solution of this gate sizing problem.
To calculate variable ranges of gate sizes for local sizing steps in the iteration, we define two parameters
(7)
for the variable range of each gate size [Xtower,Xupper]. Here Xm;d and AX are called the middle point and span of the variable range. These two parameters for each gate can be determined by the result of previous local sizing step. Usually, parameter Xmid for the variable range of a gate is chosen to be as close as as possible, preferably equal, to the resulting size of this gate from the previous local sizing step. Parameter AX is specified at the beginning of the algorithm and decreases by a specific rate for each iterative step. According to Xmid and AX, the variable range, i.e. XIower and XupPe, can be determined by EQ.(7).
Speed-up technique
In a gate sizing process, only gates related to critical paths may be sized. Other gates will always take their minimal possible sizes. The speedup heuristics used in our approach picks out gates actually involved in each local sizing step and formulates them into linear programs in order to reduce the size of linear programs.
Because of small variable ranges of gate sizes, the timing information of a circuit does not change drastically in a local sizing step. Therefore, it's possible for us to predict timing information of the resulting circuit roughly before gates are sized in each local sizing step. According to this timing information, we can pick out active gates, i.e. gates which may be sized in the local sizing step. Fig.3 shows our heuristics to pick out active gates. In this heuristics, we first calculate the timing slack of each gate when all gates in the circuit are at their minimum sizes. Here, the slack of a gate is defined as the difference of required arrival time and actual arrival time at the output of this gate.
There are two procedures to pick out active gates. In the fist procedure, we just pick out gates whose slacks are negative. In the second iterative procedure, we calculate the increase in delay for candidate gates, i.e. gates whose fanout gates contain at least one active gate, by enlarging the sizes of all current active gates to their maximal values.
If the increase in delay of a candidate gate is larger than its slack value, it is picked out as a new active gate. When all candidate gates are so evaluated, the procedure enters the next iterative step which considers new active gates. The procedure stops when no new active gates can be found.
Experimental results
Our approach is implemented and tested on a Sun including most ISCAS85 benchmarks are used to test the feasibility of our algorithm. The gate delays in a circuit are evaluated by the approach introduced in Ref. [9] . A typical 0.8pm technology is used to set the paramenters in this delay model. The size of a gate is measured by the size of a unit transistor (U). We assume that the feasible range of gate size for each gate is between 1U and 1OU. An algorithm based on the conventional approaches [l-51 is also implemented to compare its results with the proposed approach. In the conventional algorithm, we use the simple delay model of Eq.(l) and approximate gate delay by 10 x 1 piecewise linear functions, i.e. the delay function is divided into 10 regions with respect to its gate size and 1 region with respect to the size of its fanout gates. After a gate sizing problem is solved by the conventional approach, the resulting circuit is also evaluated by the delay modeling approach of Ref. [9] so that delay values from two approaches are comparable. Fig.4 is complete resulting curves of delay vs. area for circuit c432. When delay constraints are not tight, both conventional and proposed approaches provide almost the same results. This is reasonable because under loose delay constraints, only a small percent of gates actually takes part in the gate sizing process. The increase in size of these gates has less influence on the total circuit area. However, when delay constraints become tight, the proposed approach provides better results, i.e results with smaller area under the same circuit delay, than the conventional approach. For example, at the solution where resulting circuit delay is 32ns, the circuit area from the proposed approach is 956U while that from the conventional approach is 1444U. The area from the proposed approach is only 66% of that from the conventional approach.
To demonstrate the advantage of our iterative approach (proposed) over piecewise linear approach (conventional), we ran another experiment where we use the same delay evaluation technique as the proposed approach but solve the gate sizing problem by piecewise linear delay formulation used in the conventional approach. The delay vs. area curve of this piecewise linear (PWL) approach are also show in Fig.4 . As we can see in Fig.4 , the results of this approach are even worse than the conventional approach which uses a very simple gate level delay model. This experiment shows that further refinement in delay model for the conventional approach is meaningless because of the nonconvex nature in delay functions. Table 1 has listed the sample results from both conventional and proposed approaches for large ISCAS85 benchmark circuits. In Table 1 , ''Tspec" represents specified delay limits for gate sizing problems, "Delay" shows the resulting delay values evaluated by the delay modeling approach in Ref. [9] after gates are sized. Because of inArea(U) Fig.4 Results for circuit c432 accuracy in delay evaluation in the conventional approach, actual circuit delay after gate sizing is different from the specified delay constraints. For example, the circuit with delay 52.911s should be obtained at the specified delay of 6011s for c1908. On the other hand, actual delay and specified delay are close for the resulting circuits from the proposed approach. To make results of two approaches comparable, the specified delay limits (TBpec) of the proposed approach are adjusted to the resulting delay values of the conventional approach. The sign "---" in Table 1 means that the approach can not provide results in this case. Column Roctiwe shows the average percent of active gates in all gates of a circuit which are picked out by our speedup heuristics. Only this part of gates are actually formulated into linear programs.
From Table 1 , we know that the conventional approach of our implementation can only provide results under relatively loose delay constraints. Under tight delay constraints, the algorithm failed because of numerical instability in the linear program. On the other hand, the proposed approach can offer results under a wider range of delay constraints. As a result of these experiments, we can conclude that, under loose delay constraints, the proposed approach is much faster than the conventional approach for most circuits due to the speedup heuristics incorporated in the algorithm. Under tight delay constraints, the proposed approach can provide results with smaller circuit areas under the same circuit delay than the conventional approach in comparable CPU time and provide results with tight delay limits that the conventional approach can not reach.
Conclusion and future work
We have proposed a new LP based gate sizing approach with accurate delay evaluation. The approach can provide results with smaller circuit areaunder the same circuit delay than conventional approaches for gate sizing problems under a wide range of delay constraints within wide variable ranges of gate sizes in reasonable CPU time. Our future work will focus on the application of our approach to practical power optimization problems and refine the delay evaluation by considering path sensitization.
